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(57) ABSTRACT 
An active pixel cell includes electronic shuttering capability. 
The cell can be “shuttered” to prevent additional charge 
accumulation. One mode transfers the current charge to a 
storage node that is blocked against accumulation of optical 
radiation. The charge is sampled from a floating node. Since 
the charge is stored, the node can be sampled at the begin- 
ning and the end of every cycle. Another aspect allows 
charge to spill out of the well whenever the charge amount 
gets higher than some amount, thereby providing anti 
blooming. 
45 Claims, 6 Drawing Sheets 
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ACTIVE PIXEL SENSOR ARRAY WITH 
ELECTRONIC SHUTTERING 
RELATED APPLICATIONS 
application Ser. No. 081558,521 filed Nov. 16, 1995 now 
U.S. Pat. No. 6,101,232, which is a continuation of U.S. Pat. 
No. 081188,032 filed Jan. 28, 1994 U.S. Pat. No. 5,471,515 
issued on Nov. 28,1995, entitled ACTIVE PIXEL SENSOR 
WITH INTRA-PIXEL CHARGE TRANSFER by Eric R. lo 
Fossum et al. and assigned to the present assignee. This 
application also claims priority from provisional application 
No. 601010,305, filed Jan. 22, 1996, and from provisional 
application No. 601013,700, filed Mar. 20, 1996. 
The other types of imager devices have problems as well. 
Photodiode arrays exhibit high kTC noise. The KTC noise 
makes it impractical to reset a diode or capacitor node to the 
same initial voltage at the beginning of each integration 
This application is a continuation-in-part of U.S. patent 5 period. Photodiode arrays also suffer from lag. Charge 
injection devices 
Hybrid focal plane arrays exhibit less noise but are 
prohibitively expensive for many applications and have 
relatively small array sizes. 
In view of the inventors recognition of the above 
problems, it is one object of the present invention to provide 
an imager device which has the low kTC noise level of a 
CCD without the associated CMOS incompatibility and 
have high noise. 
. -  other above-described problems. 
13 In addition, there is a need in imaging devices to control 
the integration or exposure time of the sensor. This control 
allows decreasing the integration time for imaging relatively 
bright objects to avoid saturating the pixels. Conversely, it is 
sometimes desirable to increase the integration time to 
increase the resolution of relatively dim objects. 
ORIGIN OF THE INVENTION 
The invention described herein was made in the perfor- 
mance of work under a NASA contract, and is subject to the 
provisions of Public Law 96-517 (35 USC 202) in which the 
Contractor has elected to retain title. 20 . 
Control of the integration time is also advantageous in 
video imaging applications where it is desired that this FIELD OF THE INVENTION - - _ _  
The invention is related to semiconductor imaging period be less than the inverse of the frame rate. Thus, if the 
devices. More specifically, the present invention relates to a 25 integration period is T and the frame rate is f, it is desirable 
silicon imaging device which can be fabricated using a that Tsl / f .  
CMOS compatible Process, and specific improved tech- Integration time has been controlled in the past with 
niques that are used by such a system. mechanical shutters. However, the mechanical nature of 
these devices made the shuttering imprecise. This caused the 
3o integration time to vary significantly. In addition, once 
Many semicond~ctors can be used for acquiring a signal configured, the mechanical-type shutters could not easily be 
indicative of an image. Charge coupled devices (CCDs), adjusted, for example, to shutter a different portion of the 
Photodiode arrays, charge injection devices and hybrid focal array or to change adaptively. A controllable electronic 
Plane arrays are Some of the more commonly used devices. shutter in each pixel cell would provide a more efficient, 
CCDs are often used, since they represent a mature 35 precise, and versatile way of setting the integration time of 
technology, are capable of large formats and very small pixel the array or a part of the array, 
size and they facilitate noise-reduced charge domain pro- applications that 
cessing techniques such as binning and time integra- Some or all the pixels be integrated simultaneously for the 
tion. same absolute period of time. This simultaneous integration 
However, CCD imagers suffer from a number of draw- 40 prevents motion skew in the image by providing a “stop- 
backs. For example, the signal fidelity of a CCD decreases action” or “snap shot” image, The alternative to simulta- 
as the charge transfer efficiency is raised to the power of the neous integration is to accumulate charge in only a portion 
number of stages. Since CCDs use many stages, the CCD of the pixel cells being employed to image an observed 
fabrication technique needs to be optimized for very efficient scene, For example, an imaging system might is operate by 
charge transfer efficiency. CCDs are also susceptible to 45 scanning a row of the array at a time to produce an overall 
radiation damage, require good light shielding to avoid image. Thus, the resultant image has a series of lines, each 
smear and have high power dissipation for large arrays. of which represents a part of the observed scene at a different 
The specialized CCD semiconductor fabrication process time. Obviously, if the scene is changing quickly enough, the 
is intended to maximize the charge transfer efficiency of the image will be skewed as stated above. Therefore, this 
CCD. This specialized CCD process, however, has been 50 piecemeal method of creating an image would be inappro- 
incompatible with the complementary metal oxide semicon- priate for certain quickly changing scenes. However, by 
ductor (“CMOS’) processing which has been convention- integrating all the pixels in the array simultaneously and 
ally used. The image signal processing electronics required capturing the accumulated charge, a “snap shot” of the scene 
for the imager are often fabricated in CMOS. Accordingly, encompassing the period of integration can be obtained. The 
it has been difficult to integrate on-chip signal processing 5s captured accumulated charge would then be readout and 
electronics in a CCD imager, because of the incompatibility processed in some sequential method to create the desired 
of the processing techniques. Because of this problem, the image. 
signal processing electronics has often been carried out In view of the above, one aspect of the present invention 
off-chip. is embodied in an imaging device formed as a monolithic 
Typically, each column of CCD pixels is transferred to a 60 complementary metal oxide semiconductor integrated cir- 
corresponding cell of a serial output register, whose output cuit in an industry standard complementary metal oxide 
is amplified by a single on-chip amplifier (e.g.,, a source semiconductor process. The integrated circuit includes a 
follower transistor) before being processed in off-chip signal focal plane array of pixel cells, each one of the cells 
processing electronics. This architecture limits the read-out including a photosensing element, e.g., a photogate, over- 
frame rate which the on-chip amplifier can handle propor- 65 lying the substrate for accumulating photo-generated charge 
tional to the number of charge packets divided by the in an underlying portion of the substrate and a charge 
number of pixels in the imager. coupled device section formed on the substrate adjacent the 
BACKGROUND AND SUMMARY 
Furthermore, it is advantageous in 
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photogate having a sensing node and at least one charge In addition to the just-described benefits, other objectives 
coupled device stage for transferring charge from the under- and advantages of the present invention will become appar- 
lying portion of the substrate to the sensing node. ent from the detailed description which follows hereinafter 
In a preferred embodiment, the sensing node of the charge when taken in conjunction with the drawing accompanying 
coupled device section includes a floating element+.g., a 5 figures. 
BRIEF DESCRIPTION OF THE DRAWINGS 
diffusion, and the charge coupled device stage includes a 
transfer gate overlying the substrate between the floating 
diffusion and the photogate. This preferred embodiment can These and other aspects of the invention will now be 
further include apparatus for periodically resetting a poten- described in detail with reference to the accompanying 
tial of the sensing node to a predetermined potential, includ- 10 drawings, wherein: 
ing a drain diffusion connected to a drain bias voltage and a FIG, 1 is a diagram illustrating the architecture of a 
reset gate between the floating diffusion and the drain 
diffusion, the reset gate connected to a reset control signal. FIG. 2 is a plan view of an integrated circuit having a 
at least an output transistor. Preferably, the output transistor FIG. 3A is a schematic diagram of the cell of FIG. 1. is a field effect source follower output transistor formed in 
each one of the pixel cells, the floating diffusion being FIG. 3B is a plan view of an integrated circuit constituting 
connected to its gate. Also, the readout circuit can further a Plane Of Of a to 1, 
include a field effect load transistor connected to the source circuit as common 
follower output transistor, and preferably a correlated double ’O 
sampling circuit having an input node connected between FIG. 4 is a graph of the surface potential in the charge 
the source follower output transistor and load transistor. The transfer section of the cell of FIG. 3A, 
focal array of cells is also preferably organized by rows and FIG. 5 is a cross-sectional view of an alternative embodi- 
columns, and the readout circuit has plural load transistors merit of the focal plane array of FIG. 2 including a micro- 
and plural correlated double sampling circuits. In this case, ’’ lens layer. 
each cell in each column of cells is connected to a single 
common load transistor and a single common correlated 
double sampling circuit. These common load transistors and 
correlated double sampling circuits are disposed at the 
bottom of the respective columns of cells to which they are 30 
connected. 
the preferred implementation, charge is first accumu- 
lated under the photogate of a pixel cell. Next, the correlated 
double sampling circuit samples the floating diffusion after 35 surface Potential in the charge transfer section. 
it has been reset. The accumulated charge is then transferred 
to the floating diffusion and the sampling process is repeated 
with the result stored at another capacitor. The difference 
between the two stored values represents the signal output. 
In accordance with a further refinement, this difference is 4o 
corrected for fixed pattern noise by subtracting from it 
another difference sensed between the two values while they 
preferred individual focal plane cell; 
The imaging device a readout circuit having 15 focal plane array of cells of the type illustrated in FIG, 1, 
showing the load FET and 
at the bottom Of each 
FIG, 6A shows a polymer filter embodiment; 
FIG. 6B shows a multiple chip, separate color embodi- 
6c shows a Phosphor converting embodiment; 
FIG. 6 is a schematic diagram of an alternate embodiment 
of the cell of FIG. 3A with a storage well and an additional 
charge a graph Of the 
FIG. 7 is a schematic diagram of an alternate embodiment 
of the cell of FIG. 3A with an electronic shutter and 
overlapping photogate, including a graph of the surface 
potential in the charge transfer section; and 
FIG. 8 is a schematic diagram and surface potential graph 
of the embodiment of FIG. 7 without the overlapping 
photogate. 
device stage, and 
are temporarily shorted. 
The imaging device can also have a micro-lens layer 
overlying the substrate. This micro-lens layer includes a 45 
refractive layer and individual lenses formed in the layer FIG. 1 is a simplified block diagram of one pixel cell 10 
which are in registration with individual ones of the cells. of a focal plane array of many such cells formed in an 
Each of the individual lenses has a curvature for focusing integrated circuit. Each cell 10 includes a photogate 12, a 
light toward a photosensitive portion of the respective cell. charge transfer section 14 adjacent the photogate 12 and a 
In addition, the imaging device can further include an readout circuit 16 adjacent the charge transfer section 14. 
electronic shutter formed on the substrate adjacent the FIG. 1 shows these elements with the square area being 
photogate. This electronic shutter is capable of draining labelled the pixel, but it should be understood that these 
charge from the portion of the substrate underlying the elements can alternatively be physically located outside the 
photogate, thus preventing any accumulation thereof. area called the pixel. 
Accordingly, when the electronic shutter is “closed” such 5s FIG. 2 shows a focal plane array of many cells 10 formed 
that charge is being drained from the portion of the substrate on a silicon substrate 20. 
under the photogate, the pixel cell is essentially deactivated. FIG. 3Ais  a simplified schematic diagram of a cell 10 and 
When the electronic shutter is in an “open” mode, charge is its associated processing, Each pixel 300 includes a photo- 
allowed to accumulate under the photogate and the cell gate area and its associated circuitry (30-50) and row 
operates as described above. 60 decoder elements 55, 60. FIG. 3A shows the photogate 12 
The electronic shutter is preferably set in the “open” mode having a relatively large photogate electrode 30 overlying 
such that whenever charge accumulates under the photogate the substrate. The charge transfer section 14 has a transfer 
to a predetermined maximum level, any excess drains into a gate electrode 35 adjacent the photogate electrode 30, a 
special sink in the electronic shutter, rather than into the floating diffusion 40, a reset electrode 45 and a drain 
floating diffusion. In this way, the electronic shutter provides 65 diffusion 50. The readout circuit 16 has a source follower 
a way to control the integration period of the cell, as well as field effect transistor (FET) 55, a row select FET 60, a load 
lateral anti-blooming. FET 65 and a correlated double sampling circuit 70. 
DETAILED DESCRIPTION OF THE 
PREFERRED EMBODIMENTS 
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The surface potential diagram of FIG. 4 shows the pho- through the row select FET 60 to the source of the source 
togate electrode 30 being held by a photogate signal PG at follower FET 55. The other side of the capacitor 230 is 
a positive voltage to form a potential well 80 in the substrate connected to the Source bias voltage VSS. The one side of 
20 in which Photo-generated charge is accumulated during the capacitor 230 is also connected to the gate of an output 
an integration period. The transfer gate electrode 35 is 5 FET 240, The drain of the output FET 240 is connected 
initially held at a less Positive voltage by a transfer gate through a column select FET 245 to a reset sample output 
signal TX to form a potential barrier 85 adjacent the poten- node VOUTR and through a load FET 235 to the drain 
tial well 80. The floating diffusion 40 is connected to the gate voltage VDD, ~ ~ i ~ ~ ~ l  called ureset sample and hold” (SHR) 
of the source follower FET 55 whose drain is connected to briefly turns on the S/H FET 225 immediately after the reset 
a drain 45 is i o  signal RST has caused the resetting of the potential of the 
ing to the voltage on the transfer gate 30 to form a potential voltage to which the floating diffusion has been reset, 
barrier 90 thereunder. The drain supply voltage VDD con- The readout circuit provides a special form of correlated nected to the drain diffusion 50 creates a constant potential double sampling of the potential of the floating diffusion, well 95 underneath the drain diffusion 50. 
15 allowing the charge integrated beneath the photogate 12 
During the integration period, electrons accumulate in the during each integration period to be obtained at the end of 
potential well 80 in proportion to photon flux incident on the each integration period from the difference between the 
substrate 20 beneath the photogate electrode 30. At the end voltages at the output nodes VOUTS and VOUTR of the 
of the integration period, the surface potential beneath the readout circuit 70, This minimizes the effects of kTC noise 
floating diffusion 40 is quickly reset to a potential level 100 2o because the difference between VOUTS and VOUTR is 
slightly above the potential well 95. This is accomplished by independent of any variation in the reset voltage on the 
positive voltage to temporarily remove the potential barrier produced by threshold variations in transistor 55,  It also 
90 and provide a downward potentia’ staircase from the suppresses l / F  noise produced by transistors 55, 60 and 65. 
transfer gate potential barrier 85 to the drain diffusion 2s 
the reset gate 45 is returned to its initial potential (restoring which may be deposited Over the top Of the plane array 
the potential barrier 90), the readout circuit 7o briefly of FIG. 2. The microlens layer 110 has spherical portions 
samples the potential of the floating diffusion 40, and then 115 centered over each of the cells 10  and contoured so as 
the cell 10  is ready to transfer the photo-generated charge 30 to focus light toward the center Of each photogate 12. This 
VDD. The reset 
by a reset RST at a correspond- floating diffusion 40, so that the capacitor 230 stores the 
the reset RST increasing to a higher floating diffusion 40, It also suppresses fixed pattern noise 
potential well 95, as indicated in the drawing of FIG, 4, After shows a transparent refractive layer ‘lo 
from beneath the photogate electrode 30, For this purpose, 
the photogate signal PG decreases to a less positive voltage 
to form a potential barrier 105 beneath the photogate elec- 
potential from the photogate electrode 30 to the potential 3s readout circuit l6 
has the advantage Of 
Outside Of the 
For 
light that Otherwise 
active region Of the photogate 12. 
at least Some Of the light that is Ordinarily 
be sensed in the photogate 
30 and thereby provide a downward staircase surface incident on either the charge transfer section 14  or the 
well beneath the floating diffusion 40, This operation area with the addition of the microlens layer 110. This has 
transfers the charge from beneath the photogate electrode 30 the effect Of maximizing estate-the portions Of the 
to the floating diffusion 40, changing the potential of the substrate which include the non-photogate area are focused 
floating diffusion 40 from the level (100) at which it was to another point. 
previously reset to a new level 107 indicative of the amount 40 , embodiment Of the 
of charge accumulated during the integration period, This invention which uses color filtering. Color filtering enables 
new potential of the floating diffusion 40 is sensed at the spatial separation of color in an imaging device. CCD 
source of the source follower FET 55. However, before the devices, for example, commonly use kind of color SePara- 
readout circuit 70 samples the source of the source follower tion in this 
FET 55, the photogate signal PG returns to its initial (more 4s The preferred system allows a plurality of pixels to have 
positive) voltage. The entire process is repeated for the next different color filtering properties to provide a color filtering 
integration period. effect. Typically this is done by using the color filters in 
ne readout circuit 70 has a signal sample and hold (SIH) some array form: For example, alternate green filters inter- 
circuit including an S/H FET200 and a signal store capacitor spersed with red and blue filters. An exemplary filter opera- 
205 connected through the SIH FET 200 and through the 50 tion would use green~red~greenlblue~green~red~green~lue 
row select FET 60 to the source of the source follower FET with that Pattern continuing for the length of the array. 
55. The other side of the capacitor 205 is connected to a According to this embodiment of the present invention, 
source bias voltage VSS. The one side of the capacitor 205 color filters are used to supplement the lens operation of 
is also connected to the gate of an output FET210. The drain FIG. 5 .  
of the output FET is a connected through a column select ss The preferred system embodies its operation in one of the 
FET 220 to a signal sample output node VoUTs and two forms shown in FIGS. 6A and 6B. The first form shown 
through a load FET 215 to the drain voltage VDD. A signal in FIG. 6A uses a polymer color filter array. Such polymer 
called ‘‘signal sample and hold” (SHS) briefly turns on the color filter arrays are well-known in the art. Layer 600 is 
S/H FET 200 after the charge accumulated beneath the preferably a red layer, and is first deposited over the entire 
photogate electrode 30 has been transferred to the floating 60 chip. Subsequent to deposition, an etching technique is used 
diffusion 40, SO that the capacitor 205 stores the source to remove the red filter area 600 from everywhere except 
voltage of the source follower FET 55 indicating the amount Over the desired pixel 10. A planarization layer 602 covers 
of charge previously accumulated beneath the photogate the removed areas to thereby planarize that surface, thereby 
electrode 30. flattening the surface. Blue filter 604 is next deposited over 
The readout circuit 70 also has a reset sample and hold 65 pixel 10A. Blue filter 604 is similarly etched such that it only 
(SIH) circuit including an SIH FET 225 and a signal store covers the desired pixel 1OA. The remaining area is pla- 
capacitor 230 connected through the S/H FET 225 and narized by a second planarization layer 606. Finally, a green 
1> 
6A and 6B show an 
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filter 610 is formed over that planarized layer, covering pixel coupled device architecture may be employed to implement 
10B. Planarization layer 612 flattens the resulting area so the charge transfer section 14, including a CCD having more 
that green filter 610 only covers the pixel 10B. than one stage. For example, two or three stages may be 
Each pixel, including the polymer layer, is covered by useful for buffering two Or three integration Periods. 
microlens 115A, 115B and 115C. The microlenses modify 5 Other implementations of the concept of the invention 
the incoming light in conjunction with the polymer layer. may be readily constructed by the skilled worker in light of 
The light is therefore changed by both microlenses the foregoing disclosure. For example, the floating diffusion 
115A-115C and CFA parts 612, 606, and 600. Each pixel, 40 may instead be a floating gate electrode. The signal and 
therefore, preferably receives light that has been altered by reset sample and hold circuits of the readout circuit 70 may 
the lens and altered by the color filter array. 10 be any suitable sample and hold circuits. Moreover, shield- 
This polymer color filter array sacrifices a certain amount ing of the type well-known in the art may be employed 
of resolution of the scene. Each pixel of the scene is imaged defining an aperture surrounding the photogate 12. Also, the 
by three pixels, and hence some of the pixels are dedicated invention may be implemented as a buried channel, n-well, 
to a different color. or p-channel device. 
An alternative embodiment shown in FIG. 6B does not Another feature of the invention which is useful for 
lose resolution, but instead requires multiple chips to form eliminating fixed pattern noise due to variations in FET 
any image. This would form a 3-chip camera. One chip 650 threshold voltage across the substrate 20 is a shorting FET 
has all its pixels covered by a red filter 620. Hence that chip 116 across the sampling capacitors 205, 235. After the 
images the red scene-ither the red components or the accumulated charge has been measured as the potential 
complement to the red components. Analogously, the other 2o difference between the two output nodes VOUTS and 
chips include green filters and blue filters. The three chips VOUTR, a shorting signal VM is temporarily applied to the 
together form the entire image. gate of the shorting FET 116 and the VOUTS-to-VOUTR 
yet another embodiment a wavelength-converting difference is measured again. This latter difference is a 
phosphor 660 as shown in FIG, 6c. A wavelength- measure of the disparity between the threshold voltages of 
converting phosphor is typically tuned to accept radiation of 25 the output FETS210,240, and may be referred to as the fixed 
a desired wavelength, e,g,, ultra-violet or x-ray, Typically pattern difference. The fixed pattern difference is subtracted 
the silicon underlayer is not responsive to that same wave- from the difference between VOUTS and VOUTR measured 
length. Therefore, the phosphor emits a photon of the proper at the end of the integration Period, to remove fixed Pattern 
type to properly excite the underlying silicon 662, when 3o noise. 
receiving this radiation. A preferred example is that the As previously mentioned herein, a floating gate may be 
phosphor 660 is sensitive to x-ray, but emits a photon of used instead of the floating diffusion 40. Such a floating gate 
green light that is detected by the circuitry 662 which can be is indicated schematically in FIG. 3A by a simplified dashed 
a sensor of any of the kinds described herein. line floating gate electrode 41. In one preferred 
While the FIG. 6C embodiment contemplates using the 35 implementation, the area of the photogate 12 (i.e.,, the 
wavelength-converting phosphor over an entire surface of photogate electrode 30) is preferably L-shaped as shown in 
the device, it is also possible to use a pixelation effect. A FIG. 1, and is about 100 square microns; the transfer gate 
shadow mask is used to mask the phosphor. The phosphor is electrode 35 and the reset gate electrode were each about 1.5 
only deposited where allowed by the shadow mask. microns by about 6 microns; the photogate signal PG was 
It should also be understood that these same techniques 40 varied between about +5 volts (its more Positive voltage) 
could be embodied in other focal plane and photodiode and about 0 volts (its less positive voltage; the transfer gate 
applications, and that the above color filter array is not signal TX was about +2.5 volts; the reset signal RST was 
limited to single readout circuit per pixel systems. varied between about +5 volts (its more positive voltage) 
1-4 is implemented in MOS silicon or CMOS, or any other 45 diffusion 50 was 
technology which is compatible with an industry standard The array structure of FIGS. 1 4  can be modified to 
CMOS fabrication process. Preferably, each of the FETs is incorporate a preferred column parallel approach. The term 
a MOSFET, the FETs 55, 60, 65, 200 and 225 being column parallel approach refers to a portion of the readout 
n-channel devices and the FETs 210,220,225,230,240,245 circuitry being connected to the bottom on the columns of 
being p-channel devices. The n-channel MOSFETS and the 50 the array. This allows an entire row of the array to be 
CCD channel underlying the gate electrodes 30,35, 45 and processed at one time. This column approach is in contrast 
the diffusions 40 and 50 may be located in a p-well while the to a spatially parallel processing approach where each pixel 
remaining (p-channel) devices are located outside of the has its own processing circuitry (e.& the embodiment of 
p-well. The gate voltage VLP applied to the gates of the FIGS. 1-4), or a serial processing approach where the output 
p-channel load FETs 215 and 235 is a constant voltage on 55 of each pixel is sequentially feed to a single processor for 
the order of +2.5 volts. The gate voltage VLN applied to the processing. 
n-channel load FET 65 is a constant voltage on the order of FIG. 3B shows a column parallel approach where the load 
+1.5 volts. FET 65 and correlated double sampling circuit 70 are 
The charge transfer section 14 preferably uses only a deleted from the individual pixel cells 10. Instead, each cell 
single CCD stage between the photogate 12 and the floating 60 10 in a column of the array is connected to a common load 
diffusion 40 in the specific embodiment of FIG. 3A. This FET 65 and sampling circuit 70. The common elements are 
means that there is no loss due to charge transfer inefficiency preferably located at the bottom of each column of the array. 
and therefore there is no need to fabricate the device with a This column parallel array structure has a significant advan- 
special CCD process. As a result, the readout circuit 70 as tage. Since the load FET 65 and sampling circuit 70 have 
well as the output circuitry of the FETs 55,60 and 65 can be 65 been removed from the pixel cells 10, there is more photo- 
readily implemented as standard CMOS circuits, making sensitive cell area available. Thus, the resolution of each cell 
them relatively inexpensive. However, any suitable charge 10 is improved. The column parallel array structure is read 
Preferably, the focal plane array corresponding to FIGS. and about +2.5 (its less positive the drain 
at about +5 
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out by selecting an entire row using standard row and VTg. This forms potential barrier 105 beneath the photogate 
column select circuitry 18,19. Selecting a row, among other electrode 30, thereby providing a downward staircase sur- 
things, results in the accumulated charge being transferred face potential from the photogate electrode 30 to the storage 
from the photogate potential well 80 of each cell 10 in the well 265 which is being held at a higher positive voltage 
row to its associated floating diffusion 40. Thereafter, the s than the intermediate transfer gate 255. During readout, the 
sampling circuits 70 at the bottom of each column “read” the floating diffusion node 40 is reset and the reset voltage 
connected pixel cell 10 in the manner described previously. sampled, as discussed previously. At the time of the readout, 
A standard multiplexer 21 is then employed to output the the charge is transferred from the storage well 265 over the 
“read” pixel cell values, either in parallel or serially. transfer gate potential 85 and into the floating diffusion node 
The previous described pixel cell structure of FIGS. 3Aor 10 402 where it is sampled, in the Same way the charge was 
313 and 4 can be further modified to include simu~taneous transferred from the photogate well 80 to the node 40 in the 
integration of the array. In the originally-described pixel cell first-described ~ ~ b o d i m e n t  of FIGS. 3A-B and 4. 
structure, charge accumulated in the photogate well 80 The techniques of the storage well 265 and transferring of 
during the integration period was transferred directly to the the charge from the photogate well 80 to the storage well 265 
floating diffusion 40. However, in many applications, not all 15 after the integration period enables simultaneous integration. 
the cells in the array could be read out at the same time. The The accumulated charge in each cell is transferred to its 
charge that was transferred to the floating diffusion 40 would associated storage well 265 at the end of the integration 
degrade over time. period. Therefore, all the pixel cells, or a part as desired, can 
one counter to this problem is to transfer only be used to image the observed scene for the duration of the 
the accumulated charge for pixel cells that are currently 20 prescribed integration period, regardless of when each indi- 
being read out, F~~ as described in connection with vidual cell is to be read out. This allows a “snapshot” image 
the embodiment of FIG. 3B, only a row of the array is read to be stored. 
out at one time. However, since only a portion of the array The storage well 265 provides a stable structure in which 
is read out, the resulting image from all the cells represents to store the transferred charge. However, an important part 
a series of lines, each corresponding to the observed scene 25 of the present invention is the ability to store shuttered 
at a different time. If the observed scene is changing, the information in a way that still allows correlated double 
resulting image may be motion-skewed, i.e., may have some sampling. 
portions that represent a different instant of time than others. Different techniques of double sampling are well known 
At the same time, it is important that noise be minimized. 3o in the art, The inventors of the present invention, however, 
FIG. 6 shows an embodiment that accomplishes these desire to obtain the most possible accuracy. This requires 
goals according to the technique of the present invention, by determining the amount of incoming flux with errors that are 
incorporating additional structure into the basic.cel1 struc- within the single electron range. The inventors recognize 
ture. Astorage gate electrode 260 overlies a storage potential that because of quantum imperfections and fluctuations, it is 
well 265 in the substrate. The storage well 265 is a supple- 35 not possible to obtain certainty about a reset level unless that 
mental charge storage area which stores charge from the reset level is actually monitored, each time at the beginning 
main light collection area-photogate well 80. The size of of the cycle. Some previous systems have correlated the 
storage well 265 depends on the necessary charge amount. reset that occurs at the end of one cycle with the full value 
In low light situations, for example, the area of the optical at the end of the next cycle. This provides, on the average, 
charge storage area may need to be large in order to collect 4o a good approximation of the value. However, since we can 
as much light as possible. However, the charge storage area never be precisely sure of the exact value which is present 
may never fill. In that case, storage well needs only enough at the beginning and end of a cycle, this system allows less 
area to store the intended amount of charge and can have a accuracy than the present invention. This embodiment, 
surface area smaller than that of the photogate well 80. For allows the flowing diffusion to be monitored prior to the 
maximum light-collection capability, however, storage well 45 introduction of charge thereto. In this way, the system of the 
265 preferably has a similar surface area as the photogate present invention enables a more accurate detection than that 
well 80 to ensure that all the charge accumulated in the which has been available previously. Moreover, the accu- 
photogate well 80 can be transferred to the storage well 265. mulated and transferred charge can remain in the storage 
The non-photosensitive portion of the pixel cell is pref- well 265, preferably substantially isolated from noise or 
erably shielded from optical radiation by an opaque layer leakage, until the time of readout for that cell. The charge is 
270, e.g., a metal layer. The non-photosensitive portion of transferred to the floating diffusion 40. The above-described 
the cell includes the area underlying the intermediate trans- technique ensure there is minimal degradation of the signal 
fer gate 255 and storage gate 260, as well as the transfer gate produced even though the charge was stored for some period 
35, floating diffusion 40, reset gate 45, and V+ drain 50. of time, and improves detection values. 
This simultaneous integration pixel cell structure trades 
that optically generated noise affects the charge stored in the off the ability to store a snapshot against the fill factor of the 
storage well 265, or the other identified structures. cell. The intermediate transfer gate 255 and storage gate 260 
ne process for operating this modified pixel cell is take up room on the substrate and are shielded from optical 
similar to that described previously. A control system 600 radiation. Therefore, the Proportion of the cell that is 
supplies voltage. The charge accumulated in the photogate 60 actively Photosensitive is reduced. This may have the effect 
well 80 under the photogate electrode 30 during the inte- of lowering the resolution of the cell for any particular cell 
gration period is then transferred across the intermediate size. 
transfer gate 255 and into the storage potential well 265. The Acertain amount of this real estate can be reclaimed using 
charge remains in well 265 until readout. The voltage VPg the technique shown in FIG. 6A. FIG. 6A shows one 
on the photogate electrode 30 is initially greater than the 65 particular pixel, including a photosensitive part 610, and a 
voltage VTg of intermediate transfer gate 255. When the non-photosensitive part 612. As described in the preferred 
image acquisition is complete, VPg is reduced to less than embodiment, the non-photosensitive part 612 is covered by 
This optical shielding layer 270 minimizes the possibility 55 
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blocking layer 270. Planarization layer 614, preferably an 
opaque layer which does not affect the optical radiation 
passing therethrough, covers the photosensitive portion 610. 
This forms a flat surface 616. 
ally formed over the planarized layer including the optical 
blocking layer and the planarization layer. FIG. 6A shows 
the color filter formed over the entire pixel, but it should be 
understood that the color filter need not cover the entire pixel 
since part of this is blocked. 
barrier 314. This causes the charge accumulated during the 
selected integration period to flow over the transfer gate 
potential 308 and into the floating diffusion node 40. After 
the transfer of charge, the electronic shutter can be closed 
As in previous embodiments, a color filter 618 is option- 5 once again, or a new integration cycle can be initiated by 
adjusting the shutter gate and photogate biases as described 
above. 
The section of the pixel cell from the diffusion node 40 
side edge of the photogate 30, through the transfer gate 35, 
floating diffusion node 40, reset gate 45, and v+ drain 5o is 
preferably covered with an opaque layer 316, such as one 
The entire structure is covered bv lens 620, which is made of metal, to block oatical radiation and reduce 
formed to refract light incoming from over the non- 
photosensitive area 612 towards the photosensitive area 610. 
This lens can recapture some of the light which would 
otherwise fall on the shielded area and refract it to increase 
some of the resolution. 
Another embodiment of the active pixel sensor array 
allow control over the length of the integration period using 
an electronic shutter shown in FIG. 7. Shutter gate 302 and 
a shutter drain diffusion 304 are positioned relative to the 
photogate 30 to bleed off charge away from the photogate. 
Although shown as a separate elements in FIG. 7, in practice 
the shutter drain diffusion 304 may also act as the previously 
described V+ drain 50, either for the same pixel or of an 
adjacent pixel in the array. In either case, the shutter drain 
diffusion 304 is maintained at a positive voltage exceeding 
the potential of the other gates to form a potential well 
shown as 300 under drain diffusion 304. 
The shutter gate 302 and shutter drain diffusion 304 act 
together to selectively prevent charge accumulation in the 
associated pixel or allow the accumulation of an optically 
generated charge under the photogate 30 when desired. 
Accumulation of charge is prevented by biasing shutter gate 
302 to a positive voltage which exceeds the bias on the 
photogate 30. This forms a potential barrier 306. At the same 
time the bias on the transfer gate 35 is made less than that 
on the photogate electrode 30 to form potential barrier 308. 
This creates a downward staircase in surface potential from 
the photogate electrode 30 via well 306 to the potential well 
300 beneath the shutter drain diffusion 304. This downward 
staircase allows any optically generated charge in the pho- 
togate potential well 80 to spill across the shutter gate 302 
into potential well 300 and into shutter drain diffusion 304. 
In this mode, the electronic shutter is effectively “closed” 
since optically generated charge is not allowed to accumu- 
late. 
To begin the accumulation of charge in the photogate 
potential well 80, the shutter gate bias is changed to a 
voltage lower than the photogate 30, but slightly higher than 
the transfer gate 35. This forms potential barrier 310. The 
inventors prefer making the shutter gate bias slightly higher 
than that of the transfer gate 35. In the case of a very strong 
optical signal, the photogate potential well 80 fills until 
charge begins to flow over the shutter gate potential 310 into 
the shutter drain diffusion 304. Therefore, charge does not 
leak past the transfer gate potential 308 and into the floating 
diffusion node 40 where it could disrupt the readout process 
described earlier. This specific expedient allows a lateral 
anti-blooming control in the pixel cell and provides an 
additional advantage to the electronic shutter structure. 
At the end of a selected integration period, the charge 
accumulated under the photogate 30 is shifted to the floating 
diffusion node 40 (or storage well) by lowering the shutter 
gate bias to a voltage below the bias voltage of the transfer 
gate 35 to form potential barrier 312, and then pulsing the 
photogate bias to a similar lower voltage to form potential 
optically-generated noise in the underlying substrate. 
In a preferred implementation of the electronic shutter, the 
shutter gate 302 is biased to the V+ drain potential (i.e., 
about 5 volts), the photogate 30 is biased to about 4 volts, 
and the transfer gate 35 is biased to about 1.2 volts, in the 
“closed” mode. To initiate the integration mode (i.e., “open” 
the shutter), the shutter gate potential is changed to about 1.5 
volts, while the other gate potentials remain the same. The 
20 accumulated charge is transferred to the floating diffusion 
node 40, by setting the shutter gate 302 at 0 volts and the 
photogate 30 is pulsed to this same potential. 
The electronic shutter makes it possible to set a desired 
integration time for all or some of the cells. The integration 
2s time for any one cell is set by simply “opening” the 
electronic shutter for a predetermined period of time. 
The pixel cell in FIG. 7 uses overlapping gates 318. The 
photogate 30 overlaps the shutter gate 302, and transfer gate 
35, over the surface of the pixel cell substrate. This over- 
30 lapping gate structure enhances the charge transfer effi- 
ciency discussed previously. This enhancement results from 
reducing the area of the substrate that would otherwise have 
to exist between adjacent gates. This area is placed under the 
influence of one of the gate potentials. Accordingly, the 
3s charge transfer is facilitated. However, there is a tradeoff. 
The formation of overlapping gates 318 in a CMOS device 
requires a double poly process. Advanced CMOS fabrication 
processes which only a single layer of poly can be used. 
Therefore, spaced gates with intervening gaps are a neces- 
40 sity in these single poly layer CMOS implementations. In 
such a structure, floating diffusions 320 are created in the 
substrate under the gaps 322 between the photogate 30, 
shutter gate 302, and the transfer gate 35, as shown in FIG. 
8. 
Any overlap described herein can be using a floating 
diffusion with non-overlapping poly from a single poly 
layer. 
Although only a few embodiments have been described in 
so detail above, those having ordinary skill in the art will 
certainly understand that many modifications are possible in 
the preferred embodiment without departing from the teach- 
ings thereof. 
All such modifications are intended to be encompassed 
ss within the following claims. 
What is claimed is: 
1. An optical device, comprising: 
a substrate of a semiconductor material; 
a light collection area, formed in said substrate, and 
comprising a photogate and a first optical storage area 
which is controlled by said photogate, said first optical 
storage area operating to accumulate optical charge 
under control of said photogate; 
a supplemental charge storage area formed in said 
substrate, physically separated from said first optical 
storage area and disposed adjacent to said light collec- 
tion area; 
4s 
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a charge transfer mechanism formed in said substrate and configured to control transfer of charge from said 
coupled between said first optical storage area and said charge accumulating device to said charge sink, said 
supplemental charge storage area, said charge transfer transferring element set at a potential to prevent 
mechanism being selectively actuated to allow transfer charge accumulated in said charge accumulating 
of charge in said first optical storage area to said 5 device in excess of a maximum level from being 
supplemental charge storage area; coupled into said storage device; and 
a floating output node formed on said substrate and a control circuit to set charge accumulating devices in 
connected to selectively receive charge from said said pixel areas to simultaneously accumulate charge 
supplemental charge storage area; of an input scene over during an integration period 
a transfer element which transfers charge from said and to initiate another integration in each of said 
supplemental charge storage area to said floating output pixel areas after accumulated charge in each charge 
node; and accumulating device at an end of said integration 
period is transferred into a respective charge storage a correlated double sampling element, comprising a first device, element, operating to sample a voltage on said floating wherein said control circuit controls said readout 
circuit, during said another integration, to read out- output node prior to transfer of charge thereto, and a 1~ 
puts from charge storage devices in said pixel areas second element operating to sample a voltage on said 
floating output node after transfer of charge thereto. at different times to form a snapshot image captured 
2. Adevice as in claim 1 wherein said light collection area simultaneously by different pixels during said inte- 
has a first area, said supplemental charge storage area has a gration period. 
second area smaller than said first area. 10. A device as in claim 9 wherein said charge accumu- 
3. Adevice as in claim 1 wherein said light collection area lating device includes a controlling gate, and further corn- 
has a first area, said supplemental charge storage area has a prising a control device which biases a gate on the charge 
second area that is substantially the same as said first area. accumulating device to a first level which allows said charge 
4. A device as in claim 1 further comprising a control accumulation device to collect light, and prevents said light 
element, said control element provides a potential on the 25 from passing into said blocked area, and then to a second 
photogate which is initially lower than a potential on the level which allows light to Pass to said blocked area. 
charge transfer mechanism to allow charge to be accumu- 11. A device as in claim 9, wherein said sensing MOS 
lated therein. transistor has a floating diffusion producing said output 
5 ,  A device as in claim 1, further comprising an optical electrical signal and further comprising a transfer gate, 
to said floating diffusion. 
element layer, formed as a layer overlying at least a portion 
of said optically blocked layer, and which refracts light from 
said optically blocked layer to said optically unblocked 
13, A device as in claim 9, wherein said charge accumu- 
lation device includes a with a charge storage 
area, and said transferring element overlaps said photogate. 
14, ~n active pixel Sensor system, comprising: 
a substrate with a light collection area including a light 
collecting photogate well and a photogate which selects 
whether said light collecting photogate well receives 
charge or not, dependent on a state of an applied 
a shutter element form on said substrate adjacent to said 
light collecting photogate well, responding to a shutter 
control signal at a first value to prevent accumulation of 
charge in said light collection area and to said shutter 
control signal at a second value to permit accumulation 
Of charge in said light collection area; 
a floating sensing element formed on said substrate to 
receive charge from said light collecting photogate 
well, and a gate which selectively provides charge from 
said light collecting photogate well to said floating 
sensing element; 
a control circuit that produces said shutter control signal, 
controlling said photogate, and said gate and said 
shutter element, such that a charge on said floating 
sensing element is sampled at a beginning of a first 
period of integration, and a charge on said floating 
sensing element is sampled at an end of the same first 
period of integration, and said shutter element is turned 
on to prevent said accumulation of charge at least at one 
of said beginning and end of said first period; 
a circuit which correlates said beginning and said end 
samples to form a correlated measurement indicating a 
different between said beginning and said end samples; 
and 
20 
shield, optically covering at least a portion of the supple- 3o connected to transfer charge from said charge storage device 
9, further comprising a lens mental charge storage area. 
overlying the optical shield, and refracting at least a portion 
of the light impinging over an area of the optical shield to the 
light collection area. 
7. A device as in claim 1, wherein said charge transfer 
mechanism is a gate and at least part of the gate forming said 
charge transfer mechanism overlaps with the photogate. 
8. A device as in claim 7, wherein said overlapping gates 
are formed using a double poly process. 
9. An optical pixel cell device comprising: 
a substrate; 
a plurality of pixel areas formed on said substrate, each 
6, A device as in claim 5 further comprising a microlens 12. A device as in 
35 layer. 
40 
pixel area comprising: voltage thereto; 
a) an optical blocking layer located adjacent said 45 
substrate, dividing each said pixel into an optically 
blocked area, and an optically unblocked area; 
b) a charge accumulating device, located in said opti- 
cally unblocked area; 
c) a charge storage device located in said optically SO 
blocked area to receive and store charge from said 
charge accumulating device; 
d) a readout circuit formed of MOS, integrated on said 
substrate and connected to said charge storage 
device, said readout circuit having a selection tran- ss 
sistor that selects the pixel, a sensing MOS transistor 
that buffers a signal from said charge storage device 
and converts it into an output electrical signal and a 
correlated double sampling element that samples 
values before and after accumulation of charge; 
e) a charge sink adjacent to said charge accumulating 
device and operable to receive a certain amount of 
charge from said charge accumulating device so as to 
Prevent said certain amount of charge from being 
coupled to said charge storage device; and 
f )  a transferring element disposed relative to said 
charge sink and said charge accumulating device and 
60 
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a storage well and a storage transfer element formed transfer charge from said second charge storage area to 
adjacent to said light collecting photogate well on said said floating node, correlated double sampling circuitry 
substrate, wherein a voltage is applied to said storage that samples a potential of said floating node prior to 
well at an end of an integration period to transfer charge transfer of charge, and again subsequent to said accu- 
from said light collecting photogate well to said storage 5 mulation of charge and determines a difference 
well, and wherein charge is not transferred from said therebetween, and a control circuit to read output 
storage well to said floating element until after said signals of said pixels at different times indicative of 
beginning sample taken at said beginning of said first charge in said second charge storage areas to represent 
period of integration. a snapshot of an input scene from charge accumulated 
15. A sensor as in claim 14 further comprising an optical in said first charge storate areas in the previous charge 
cycle, while said first charge storage areas are accu- 
mulating new charge. 16. A system as in claim 14, wherein said gate and said 
22. An array as in claim 21 further comprising an optical 
sink, and a sink transfer gate, selectively transferring charge 17. An active pixel sensor with shuttering and correlated to said optical sink; 
said transfer gate biased to a level lower than a bias on 
a photogate well including a photogate which controls 
shutter which selectively charge from said 
photogate when biased to a predetermined potential, a 
charge from said photogate well to said floating Sam- 
pling point, and a control circuit, controlling said 
transfer of charge, said control circuit also including a 
first sampling element which samples said floating 
sampling point at a beginning of a cycle, prior to 2s 
a second sampling element, which samples said float- 
ing sampling point at the end of a cycle, subsequent to 
transferring charge accumulated during a charge accu- 
mulation cycle. 
18. An active pixel sensor as in claim 17 further com- 
prising a storage well including a storage gate, and a second 
transfer gate, connecting said storage well to said photogate 
well, an output transfer gate connected to said storage well, 
and wherein said control circuit controls said charge shutter 35 
to remain on during a time of charge collection, then to turn 
off, subsequently controls said second transfer gate to trans- 
fer charge from said photogate well to said charge storage 
well, and subsequently, after said sampling at the beginning 
of the cycle, transferring said charge from said storage well 40 
to said floating sampling point. 
19. An active pixel sensor as in claim 18 further com- 
prising an optical light shielding layer, covering said storage 
well. 
shutter comprises a charge sink, and a charge sink transfer 
gate coupled between said photogate well and said charge 
sink, said transfer gate set at a first potential level to allow 
blocking element, covering at least said storage well. 
photogate overlap with one another. 
double sampling, comprising: 
said second light transfer mechanism. 
Of charge into said photogate a charge 23, An array as in claim 21, wherein said photogate 
electrode and said transfer gate overlap at least partly with 
one another, 
prising: 
floating point, a transfer gate which transfers 20 24, A method of operating an active pixel sensor, com- 
defining a beginning of an integration period and an end 
of an integration period during which integration period 
charge is to be accumulated; 
ning at the beginning of the integration period to store 
incoming charge into a photogate storage well of mul- 
tiple elements within the active pixel sensor; 
only at the end of the integration period, transferring 
accumulated charge from each said photocollector to an 
associated storage well separated from said photogate 
storage well; 
transferring charge to said floating sampling point, and charge in photocollectors begin- 
3o 
sampling a value of first floating nodes; 
transferring the charge from the storage wells to said 
floating nodes at times that are subsequent to times 
when said first floating nodes are first sampled; and 
after transferring the charge, sampling a value on said 
floating nodes again to obtain a correlated value indi- 
cating an amount of charge accumulated on the floating 
nodes. 
25. A method as in claim 24 further comprising setting a 
first potential level of a gate adjacent to said photogate 
storage well to a selected first value to remove charge in 
20. An active pixel sensor as in claim 17 wherein said 45 excess of a maximum level from the photogate storage well 
to a charge sink so as to provide an anti-blooming control 
during the integration period. 
26. A method of operating an active pixel sensor com- 
charge to accumulate in said photogate well and set at a 
second level to prevent charge from accumulating in said 50 
photogate well, and wherein said first potential level on said 
sink transfer gate is set lower than a level necessary to allow 
output to provide an anti-blooming control. 
21. An active pixel sensor array, comprising: 
a substrate having a plurality of chip areas defining pixels, ss 
each said pixel including a photogate having a photo- 
prising: 
accumulating charge in an array of pixels at a same time 
over an integration period by: 
biasing a photogate well to a first potential level to 
allow charge to accumulate therein; 
biasing an output gate, connected to said photogate 
well, to a second potential level higher than said first 
potential level to prevent charge from passing out of 
gate electrode defining a light collection area having an 
optically exposed surface which is exposed to incoming 
optical radiation and a first charge storage area, and 
each pixel area also including an optically shielded area 60 
that has an optical shield to shield against incoming 
optical radiation, said optically shielded area including 
a second charge storage area operating to store charge 
accumulated during a previous charge cycle, a transfer 
gate transferring charge that has accumulated from said 65 
first charge storage area to said second charge storage 
area, a floating node, a second transfer gate operable to 
said photogate well via said output gate while charge 
is accumulating; 
determining a level of desired charge accumulation in 
said photogate well; 
biasing a charge sink to a third potential level which is 
higher than said level of said photogate well by an 
amount related to said amount of desired charge 
accumulation, but lower than a level of bias of said 
output gate, to prevent charge accumulation beyond 
said desired amount from spilling past said output 
gate; 
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controlling said output gate for each photogate at an 
end of said integration period to transfer accumu- 
lated charge to an adjacent storage well in each pixel; 
buffering and selecting an output signal, within each 
pixel; 
initiating another integration in photogate wells in said 
pixels after said transfer; 
double sampling said output signal, within each pixel, 
to produce an output indicating only the incoming 
charge amounts; and 
reading output signals from said pixels at different 
times, during said another integration, to form a 
snapshot of an input scene captured during said 
integration period. 
27. A method as in claim 26 further comprising providing 
a shutter operation by lowering said third potential level to 
a value less than the first potential in said photogate well, 
thereby causing charge in said photogate well to spill into 
said charge sink. 
28. An imaging device comprising: 
a monolithic semiconductor integrated circuit substrate; 
a focal plane array of pixel cells, each of said pixel cells 
comprising: 
a photogate, overlying said substrate, and capable of 
accumulating photo-generated charge in an underly- 
ing portion of said substrate during an integration 
cycle, 
a supplemental charge storage well formed adjacent to 
said underlying portion under said photogate and 
coupled to receive and store charge accumulated in 
said underlying portion in a previous integration 
cycle preceding said integration cycle 
a charge coupled device section formed on said sub- 
strate adjacent said supplemental charge storage well 
and having a floating sensing node which produces a 
signal indicative of charge in said supplemental 
charge storage well, 
an electronic shutter formed on said substrate adjacent 
said photogate and capable of draining charge from 
said underlying portion of the substrate; 
a plurality of readout circuits formed on said substrate, 
each coupled to receive said signal from said floating 
sensing node of at least one pixel and including a 
double sampling circuit element which samples a 
potential of said floating node prior to and subse- 
quent to a transfer of charge from said underlying 
portion to said supplemental charge storage well to 
produce a differential output signal; and 
a control circuit to read differential output signals of 
said pixels at different times to represent an input 
image captured simultaneously by said pixels in said 
previous integration cycle, while underlying portions 
in said pixels are accumulating new charge. 
29. The imaging device of claim 28, wherein each of said 
a drain diffusion connected to a drain bias voltage. 
30. The imaging device of claim 29, wherein said elec- 
said drain diffusion; and 
a shutter gate between said photogate and said drain 
31. The imaging device of claim 28, wherein said elec- 
a shutter drain diffusion connected to a shutter drain bias 
a shutter gate between said photogate and said shutter 
pixel cells further comprises: 
tronic shutter comprises: 
diffusion. 
tronic shutter comprises: 
voltage; and 
drain diffusion. 
18 
32. The imaging device of claim 28, wherein: 
said photogate is connected to a photogate bias voltage; 
said transfer gate is connected to a transfer gate bias 
said electronic shutter comprises, 
voltage; 
a shutter drain diffusion connected to a shutter drain 
a shutter gate between said photogate and said shutter 
in a closed shutter mode, where the shutter drain bias 
voltage is greater than the photogate bias voltage which 
is in turn greater than the transfer gate bias voltage, the 
electronic shutter drains charge from said underlying 
5 
bias voltage, and 
drain diffusion; and 10 
1~ portion of the substrate. 
33. The imaging device of claim 32, wherein: 
in an integrating mode, where the photogate bias voltage 
is greater than the shutter drain bias voltage, charge 
accumulates in said underlying portion of said sub- 
20 strate. 
34. The imaging device of claim 33, wherein: 
in the integrating mode, the shutter drain bias voltage is 
greater than the transfer gate bias voltage, thereby 
providing anti-blooming control. 
25 35. The imaging device of claim 33, wherein: 
in a charge transfer mode, where the shutter drain bias 
voltage is smaller than the transfer gate bias voltage 
and the photogate bias voltage is pulsed to a smaller 
voltage than the transfer gate bias voltage, charge is 
transferred form said underlying portion of said sub- 
strate to said sensing node. 
36. The imaging device of claim 28, wherein a first gap 
exists between the photogate and the charge coupled device 
section and a second gap exists between the photogate and 
35 the electronic shutter, the imaging device further compris- 
ing: 
30 
a first floating diffusion underlying the first gap; and, 
a second floating diffusion underlying the second gap. 
37. An imaging device, comprising a monolithic semi- 
conductor integrated circuit substrate and a focal plane array 
of pixel cells formed on said substrate, each of said pixel 
cells comprising: 
a photogate, overlying said substrate, and capable of 
accumulating photo-generated charge in an underlying 
portion of said substrate, 
40 
45 
a readout circuit, 
a charge coupled device section formed on said substrate 
adjacent said photogate having a sensing node con- 
nected to said readout circuit and at least one charge 
coupled device stage capable of transferring charge 
from said underlying portion of the substrate to said 
sensing node, and 
an electronic shutter formed on said substrate adjacent 
said photogate and capable of draining charge from 
said underlying portion of the substrate, said electronic 
shutter having a shutter drain diffusion connected to a 
shutter drain bias voltage and a shutter gate between 
said photogate and said shutter drain diffusion, 
s' 
55 
60 
a drain diffusion connected to a drain bias voltage; and 
a reset gate between said floating node and said drain 
the shutter drain diffusion is the drain diffusion of an 
38. An imaging device, comprising a monolithic semi- 
conductor integrated circuit substrate and a focal plane array 
diffusion; and wherein, 
65 adjacent pixel cell. 
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of pixel cells formed in said substrate, each of said pixel 
cells comprising: 
a photogate, overlying said substrate, and capable of 
accumulating photo-generated charge in an underlying 
portion of said substrate, 
a readout circuit, 
a charge coupled device section formed on said substrate 
adjacent said photogate having a sensing node con- 
nected to said readout circuit and at least one charge 
20 
40. A device as in claim 39 further comprising a floating 
element, a charge detection device, and a second transfer 
element connected between said light collecting area and 
said floating element, said second transfer element selec- 
5 tively biased between a first level which blocks charge in 
said charge collecting area from transferring to said floating 
element, and a second level which allows charge in said 
charge collecting area to transfer to said floating element, 
wherein a level of bias on said second transfer element is a 
coupled device stage capable of transferring charge lo higher potential then a level of bias on said transfer element 
from said underlying portion of the substrate to said while charge is being accumulated to prevent excess charge 
sensing node, and from spilling into said floating element. 
an electronic shutter formed on said substrate adjacent 41. A device as in claim 402 further comprising a charge 
said photogate and capable of draining charge from 1s storage area, coupled between said charge collecting area 
said underlying portion of the substrate, and said floating element. 
wherein a first gap exists between the photogate and the 42. A device as in claim 41, further comprising: a lens 
charge coupled device section and a second gap exists element layer, formed as a layer overlying at least a Portion 
between the photogate and the electronic shutter, and of said optically blocked layer, and which refracts light from 
wherein the photogate further comprises: 20 said optically blocked layer to said optically unblocked 
a first overlying section which overlies the first gap; layer. 
43. A method of operating an active pixel sensor, com- 
a second overlying section which overlies the second prising: 
defining a beginning of an integration period and an end 
of an integration period during which charge is to be 
accumulated simultaneously in multiple photocollec- 
tors in response to an input scence; 
accumulating charge in each of said multiple photocol- 
lectors beginning at the beginning of the integration 
period to store incoming charge into a photogate well 
of multiple elements within the active pixel sensor; 
and, 
gap. 
39. An anti-blooming active pixel device, comprising: 
a substrate: 
zs 
a charge collecting area in said substrate, said charge 
collecting area including a controlling element 
which controls accumulation of charge in said charge 
collection area, according to an applied bias; 
a charge sink area, separated from said charge collect- 
30 
ing area; 
a first transfer element, coupled between said charge 
collecting area and said charge sink area, said first 
transfer element transferring charge when biased to 35 
a level lower in potential than a potential of the bias 
on said controlling element; 
wherein said first transfer element is biased to a first 
level to remove charge from said charge collecting 
area, and biased to a second level to allow charge to 40 
collect in said charge collecting area, said second 
level being a level which is lower than a maximum 
level which would allow all charge to collect in said 
charge collecting area to prevent blooming; and 
a readout circuit formed of MOS, integrated on said 45 
substrate and connected to said charge storage 
device, said readout circuit having a selection tran- 
sistor that selects the pixel, a sensing MOS transistor 
that buffers a signal from said charge storage device 
and converts it into an output electrical signal and a 50 
correlated double sampling element that samples 
values before and after accumulation of charge. 
at the end of the integration period, transferring accumu- 
lated charge from each photocollector to an associated 
storage well while initiating another integration period 
in each photocollector; 
sampling a value of a first floating node, associated with 
a first storage well coupled to a first photocollector, at 
a first time; 
sampling a value of a second floating node, associated 
with a second storage well coupled to a second 
photocollector, at a second time subsequent to said first 
time; and 
using said values obtained from said first and second 
floating nodes to image the same scene. 
44. A method as in claim 43 further comprising providing 
an anti-blooming control during the integration period. 
45. A method as in claim 44 wherein said anti-blooming 
control comprises biasing a first gate which is connected to 
a sink to a level lower than said first level. 
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